Subscribe (Full Service) Register (Limited Service, Free) Login

Search: The ACM Digital Library The Guide

# 



# Automatic application-specific instruction-set extensions under microarchitectural constraints

Full text Pdf (657 KB)

Source Annual ACM IEEE Design Automation Conference archive

Proceedings of the 40th annual Design Automation Conference table of contents

Anaheim, CA, USA

SESSION: Issues in partitioning & design space eploration for codesign table of contents

Pages: 256 - 261 Year of Publication: 2003 ISBN:1-58113-688-9

**Authors** Kubilay Atasu Swiss Federal Institute of Technology Lausanne (EPFL), Lausanne, Switzerland

> Laura Pozzi Swiss Federal Institute of Technology Lausanne (EPFL), Lausanne, Switzerland Paolo lenne Swiss Federal Institute of Technology Lausanne (EPFL), Lausanne, Switzerland

Sponsor ACM: Association for Computing Machinery

**Publisher** ACM New York, NY, USA

Bibliometrics Downloads (6 Weeks): 5, Downloads (12 Months): 45, Citation Count: 76

Additional Information: abstract references cited by index terms collaborative colleagues

**Tools and Actions:** Request Permissions Review this Article

> Save this Article to a Binder Display Formats: <u>BibTeX</u> <u>EndNote</u> <u>ACM Ref</u>

**DOI Bookmark:** Use this link to bookmark this Article: http://doi.acm.org/10.1145/775832.775897

What is a DOI?

#### ABSTRACT

Many commercial processors now offer the possibility of extending their instruction set for a specific application---that is, to introduce customised functional units. There is a need to develop algorithms that decide automatically, from high-level application code, which operations are to be carried out in the customised extensions. A few algorithms exist but are severely limited in the type of operation clusters they can choose and hence reduce significantly the effectiveness of specialisation. In this paper we introduce a more general algorithm which selects maximal-speedup convex subgraphs of the application dataflow graph under fundamental microarchitectural constraints, and which improves significantly on the state of the art.

## REFERENCES

Note: OCR errors may be found in this Reference List extracted from the full text article. ACM has opted to expose the complete List rather than only correct and linked references.



Cesare Alippi, William Fornaciari, Laura Pozzi, Mariagiovanna Sami, A DAG-based design

approach for reconfigurable VLIW processors, Proceedings of the conference on Design, automation and test in Europe, p.57-es, January 1999, Munich, Germany [doi>10.1145/307418.307504]



2 Marnix Arnold, Henk Corporaal, Designing domain-specific processors, Proceedings of the ninth international symposium on Hardware/software codesign, p.61-66, April 2001, Copenhagen, Denmark [doi> 10.1145/371636.371677]



- 3 Massimo Baleani, Frank Gennari, Yunjian Jiang, Yatish Patel, Robert K. Brayton, Alberto Sangiovanni-Vincentelli, HW/SW partitioning and code generation of embedded control applications on a reconfigurable architecture platform, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado [doi>10.1145/774789.774820]
- 4 F. Campi, R. Canegallo, and R. Guerrieri. IP-reusable 32-bit VLIW Risc core. In Proc. of the European Solid State Circuits Conf., pages 456--59, Villach, Austria, Sept. 2001.
- 5 Hoon Choi, Jong-Sun Kim, Chi-Won Yoon, In-Cheol Park, Seung Ho Hwang, Chong-Min Kyung, Synthesis of Application Specific Instructions for Embedded DSP Software, IEEE Transactions on Computers, v.48 n.6, p.603-614, June 1999. [doi> 10.1109/12.773797]



- Paolo Faraboschi, Geoffrey Brown, Joseph A. Fisher, Giuseppe Desoli, Fred Homewood, Lx: a technology platform for customizable VLIW embedded processing, Proceedings of the 27th annual international symposium on Computer architecture, p.203-213, June 2000, Vancouver, British Columbia, Canada
- 7 T. R. Halfhill. ARC Cores encourages "plug-ins". Microprocessor Report, 19~ June 2000.
- 8 T. R. Halfhill. MIPS embraces configurable technology. Microprocessor Report, 3~Mar. 2003.
- 9 Bruce Kester Holmer , David E. Culler , Alvin M. Despain, Automatic design of computer instruction sets, 1993
- 10 I.-J. Huang and A. M. Despain. Synthesis of application specific instruction sets. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, CAD-14 (6):663--75, June 1995.



- 11 R. Kastner, A. Kaplan, S. Ogrenci Memik, E. Bozorgzadeh, Instruction generation for hybrid reconfigurable systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.7 n.4, p.605-627, October 2002. [doi> 10.1145/605440.605446]
- 12 Bernardo Kastrup, Arjan Bink, Jan Hoogerbrugge, ConClSe: A Compiler-Driven CPLD-Based Instruction Set Accelerator, Proceedings of the Seventh Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.92, April 21-23, 1999
- 13 Chunho Lee Miodrag Potkonjak William H. Mangione-Smith MediaBench: a tool for evaluating and synthesizing multimedia and communications systems. Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335. December 01-03, 1997, Research Triangle Park, North Carolina, United States



- 14 Rahul Razdan, Michael D. Smith, A high-performance microarchitecture with hardware-programmable functional units, Proceedings of the 27th annual international symposium on Microarchitecture, p.172-180, November 30-December 02, 1994, San Jose, California, United States [doi>10.1145/192724.192749]
- 15 M. D. Smith and G. Holloway. An Introduction to Machine SUIF and its Portable Libraries for Analysis and Optimization. Harvard University, Cambridge, Mass., 2000.
- 16 Johan Van Praet, Gert Goossens, Dirk Lanneer, Hugo De Man, Instruction set definition

and instruction selection for ASIPs, Proceedings of the 7th international symposium on High-level synthesis, p.11-16, May 18-20, 1994, Niagra-on-the-Lake, Ontario, Canada



17 Albert Wang , Earl Killian , Dror Maydan , Chris Rowen, Hardware/software instruction set configurability for system-on-chip processors, Proceedings of the 38th conference on Design automation, p.184-188, June 2001, Las Vegas, Nevada, United States [doi>10.1145/378239.378460]



Zhi Alex Ye. Andreas Moshovos., Scott Hauck., Prithviraj Banerjee, CHIMAERA: a high-performance architecture with a tightly-coupled reconfigurable functional unit. Proceedings of the 27th annual international symposium on Computer architecture, p.225-235, June 2000, Vancouver, British Columbia, Canada

#### ↑ CITED BY 76

Laura Pozzi, Paolo Lenne, Exploiting pipelining to relax register-file port constraints of instructionset extensions, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA

Nathan Clark, Hongtao Zhong, Wilkin Tang, Scott Mahlke, Automatic design of application specific instruction set extensions through dataflow graph exploration. International Journal of Parallel Programming, v.31 n.6, p.429-449, December 2003

Partha Biswas, Nikil Dutt, Reducing code size for heterogeneous-connectivity-based VLIW DSPs through synthesis of instruction set extensions, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA

David Goodwin, Darin Petkov, Automatic generation of application specific processors, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, October 30-November 01, 2003, San Jose, California, USA

Jason Cong., Yiping Fan., Guoling Han., Zhiru Zhang, Application-specific instruction generation for configurable processor architectures, Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays, February 22-24, 2004, Monterey, California, USA

Jason Cong., Yiping Fan., Guoling Han., Ashok Jagannathan., Glenn Reinman., Zhiru Zhang, Instruction set extension with shadow registers for configurable processors. Proceedings of the 2005 ACM/SIGDA 13th international symposium on Field-programmable gate arrays, February 20-22, 2005, Monterey, California, USA

Paolo Bonzini, Laura Pozzi, Code transformation strategies for extensible embedded processors, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea

Pan Yu., Tulika Mitra, Scalable custom instructions identification for instruction-set extensible processors, Proceedings of the 2004 international conference on Compilers, architecture, and synthesis for embedded systems, September 22-25, 2004, Washington DC, USA

Pan Yu., Tulika Mitra, Characterizing embedded applications for instruction-set extensible processors, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA

Uwe Kastens, Dinh Khoi Le, Adrian Slowik, Michael Thies, Feedback driven instruction-set extension, ACM SIGPLAN Notices, v.39 n.7, July 2004

Kubilay Atasu, Günhan Dündar, Can Özturan, An integer linear programming approach for identifying instruction-set extensions. Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis. September 19-21, 2005, Jersey City, NJ, USA

Partha Biswas, Vinay Choudhary, Kubilay Atasu, Laura Pozzi, Paolo Tenne, Nikil Dutt, Introduction of local memory elements in instruction set extensions, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA

Philip Brisk, Adam Kaplan, Majid Sarrafzadeh, Area-efficient instruction set synthesis for reconfigurable system-on-chip designs, Proceedings of the 41st annual conference on Design automation, June 07-11, 2004, San Diego, CA, USA

Pan Yu., Tulika Mitra, Satisfying real-time constraints with custom instructions, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA

Muhammad Omer Cheema, Omar Hammami, Customized SIMD unit synthesis for system on programmable chip: a foundation for HW/SW partitioning with vectorization, Proceedings of the 2006 conference on Asia South Pacific design automation, January 24-27, 2006, Yokohama, Japan

Youngsoo Kim., Suleyman Sair, Designing real-time H.264 decoders with dataflow architectures. Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA

Nathan T. Clark, Hongtao Zhong, Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005

Kingshuk Karuri, Mohammad Abdullah Al Faruque, Stefan Kraemer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Fine-grained application source code profiling for ASIP design, Proceedings of the 42nd annual conference on Design automation, June 13-17, 2005, San Diego, California, USA

Partha Biswas, Nikil D. Dutt. Code Size Reduction in Heterogeneous-Connectivity-Based DSPs Using Instruction Set Extensions, IEEE Transactions on Computers, v.54 n.10, p.1216-1226, October 2005

Newton Cheung, Sri Parameswaran, Jörg Henkel, Battery-aware instruction generation for embedded processors, Proceedings of the 2005 conference on Asia South Pacific design automation, January 18-21, 2005, Shanghai, China

Sami Yehia, Nathan Clark, Scott Mahlke, Krisztián Flautner, Exploring the design space of LUT-based transparent accelerators, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA

Johann Großschädl, Paolo Lenne, Laura Pozzi, Stefan Tillich, Ajay K. Verma, Combining algorithm exploration with instruction set design: a case study in elliptic curve cryptography. Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany

Partha Biswas, Nikil Dutt, Paolo Ienne, Laura Pozzi, Automatic identification of applicationspecific functional units with architecturally visible storage, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany

Carlo Galuzzi, Elena Moscu Panainte, Yana Yankova, Koen Bertels, Stamatis Vassiliadis, Automatic selection of application-specific instruction-set extensions, Proceedings of the 4th international conference on Hardware/soltware codesign and system synthesis, October 22-25, 2006, Seoul, Korea

Chen He, Margarida F, Jacome, RAS-NANO: a reliability-aware synthesis framework for reconfigurable nanofabrics, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany

Shobana Padmanabhan, Phillip Jones, David V. Schuehler, Scott J. Friedman, Praveen Krishnamurthy, Huakai Zhang, Poger Chamberlain, Ron K. Cytron, Jason Fritts, John W. Lockwood, Extracting and improving microarchitecture performance on reconfigurable architectures, International Journal of Parallel Programming, v.33 n.2, p.115-136, June 2005

Michalis D. Galanis, Gregory Dimitroulakos, Costas E. Goutís, Performance and energy consumption improvements in microprocessor systems utilizing a coprocessor data-path, Journal of Signal Processing Systems, v.50 n.2, p.179-200, February 2008

Ya-shuai Lü, Li Shen, Li-bo Huang, Zhi-ying Wang, Nong Xiao, Customizing computation accelerators for extensible multi-issue processors with effective optimization techniques. Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California

Marc Epalza, Paolo Tenne, Daniel Mlynek, Adding Limited Reconfigurability to Superscalar Processors, Proceedings of the 13th International Conference on Parallel Architectures and Compilation Techniques, p.53-62, September 29-October 03, 2004

Kingshuk Karuri, Anupam Chattopadhyay, Manuel Hohenauer, Rainer Leupers, Gerd Ascheid, Heinrich Meyr, Increasing data-bandwidth to instruction-set extensions through register clustering. Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California

Anne Bracy, Prashant Prahlad, Amir Roth, Dataflow Mini-Graphs: Amplifying Superscalar Capacity and Bandwidth, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.18-29, December 04-08, 2004, Portland, Oregon

Nathan Clark, Manjunath Kudlur, Hyunchul Park, Scott Mahlke, Krisztian Flautner, Application-Specific Processing on a General-Purpose Core via Transparent Instruction Set Customization, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.30-40, December 04-08, 2004, Portland, Oregon

R. Leupers, K. Karuri, S. Kraemer, M. Pandey, A design flow for configurable embedded processors based on optimized instruction set extension synthesis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany

Ramkumar Jayaseelan, Haibin Liu, Tulika Mitra, Exploiting forwarding to improve data bandwidth of instruction-set extensions, Proceedings of the 43rd annual conference on Design automation, July 24-28, 2006, San Francisco, CA, USA

Nathan Clark, Amir Hormati, Scott Mahlke, Sami Yehia, Scalable subgraph mapping for acyclic computation accelerators, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea

Robert Dimond, Oskar Mencer, Wayne Luk, Automating processor customisation: optimised memory access and resource sharing, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany

Jason Cong., Guoling Han., Zhiru Zhang, Architecture and compiler optimizations for data bandwidth improvement in configurable processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.9, p.986-997, September 2006

Kyle Rupnow , Arun Rodrigues , Keith Underwood , Katherine Compton, Scientific applications vs. SPEC-FP: a comparison of program behavior, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia

Hamid Noori, Farhad Mehdipour, Kazuaki Murakami, Koji Inoue, Maziar Goudarzi, Interactive presentation: Generating and executing multi-exit custom instructions for an adaptive extensible processor, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France

- Kubilay Atasu, Robert G. Dimond, Oskar Mencer, Wayne Luk, Can Özturan, Günhan Dündar, Optimizing instruction-set extensible processors under data bandwidth constraints, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
- A. Chattopadhyay, W. Ahmed, K. Karuri, D. Kammler, R. Leupers, G. Ascheid, H. Meyr, Design space exploration of partially re-configurable embedded processors, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
- Michalis D. Galanis, Gregory Dimitroulakos, Costas E. Goutis, Improving performance and energy consumption in embedded microprocessor platforms with a flexible custom coprocessor data-path, Proceedings of the 17th great lakes symposium on Great lakes symposium on VLSi, March 11-13, 2007, Stresa-Lago Maggiore, Italy
- Michalis D. Galanis, Gregory Dimitroulakos, Spyros Tragoudas, Costas E. Goutis, Speedups in embedded systems with a high-performance coprocessor datapath, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.12 n.3, p.1-22, August 2007
- Michalis D. Galanis, Gregory Dimitroulakos, Costas E. Goutis, Exploring the speedups of embedded microprocessor systems utilizing a high-performance coprocessor data-path, The Journal of Supercomputing, v.39 n.3, p.251-271, March 2007
- Lars Bauer, Muhammad Shafique, Simon Kramer, Jörg Henkel, RISPP: rotating instruction set processing platform, Proceedings of the 44th annual conference on Design automation, June 04-08, 2007, San Diego, California
- Ajay K. Verma, Philip Brisk, Paolo lenne, Fast, quasi-optimal, and pipelined instruction-set extensions, Proceedings of the 2008 conference on Asia and South Pacific design automation, January 21-24, 2008, Seoul, Korea
- Paolo Bonzini, Laura Pozzi, Polynomial-time subgraph enumeration for automated instruction set extension, Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
- Xiaoyong Chen. Douglas L. Maskell, Supporting multiple-input, multiple-output custom functions in configurable processors, Journal of Systems Architecture: the EUROMICRO Journal, v.53 n.5-6, p.263-271, May, 2007
- Huynh Phung Huynh, Tulika Mitra, Instruction-set customization for real-time embedded systems. Proceedings of the conference on Design, automation and test in Europe, April 16-20, 2007, Nice, France
- N. Cheung, S. Parameswarani, J. Henkel, A quantitative study and estimation models for extensible instructions in embedded processors, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.183-189, November 07-11, 2004
- J. Cong., Guoling Han., Zhiru Zhang, Architecture and compilation for data bandwidth improvement in configurable embedded processors, Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design, p.263-270, November 06-10, 2005, San Jose, CA
- Fei Sun , Srivaths Ravi , Anand Raghunathan , Niraj K. Jha, A Scalable Application-Specific Processor Synthesis Methodology, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.283, November 09-13, 2003
- Nathan Clark, Jason Biome, Michael Chu, Scott Mahlke, Stuart Biles, Krisztian Flautner, An Architecture Framework for Transparent Instruction Set Customization in Embedded Processors, ACM SIGARCH Computer Architecture News, v.33 n.2, p.272-283, May 2005
- Newton Cheung, Sri Parameswaran, Jörg Henkel, Jeremy Chan, MINCE: Matching Instructions Using Combinational Equivalence for Extensible Processor, Proceedings of the conference on

Design, automation and test in Europe, p.21020, February 16-20, 2004

Partha Biswas, Sudarshan Banerjee, Nikil Dutt, Laura Pozzi, Paolo Jenne, ISEGEN: Generation of High-Quality Instruction Set Extensions by Iterative Improvement, Proceedings of the conference on Design, Automation and Test in Europe, p.1246-1251, March 07-11, 2005

Nathan Clark, Hongtac Zhong, Scott Mahlke, Processor Acceleration Through Automated Instruction Set Customization, Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture, p.129, December 03-05, 2003

Amir Hormati, Nathan Clark, Scott Mahlke, Exploiting Narrow Accelerators with Data-Centric Subgraph Mapping, Proceedings of the International Symposium on Code Generation and Optimization, p.341-353, March 11-14, 2007

A. Chattopadhyay, H. Ishebabi, X. Chen, Z. Rakosi, K. Karuri, D. Kammler, R. Leupers, G. Ascheid, H. Meyr, Prefabrication and postfabrication architecture exploration for partially reconfigurable VLIW processors, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.4, p.1-31, July 2008

Michalis D. Galanis, Costas E. Goutis, Speedups from extending embedded processors with a high-performance coarse-grained reconfigurable data-path, Journal of Systems Architecture: the EUROMICRO Journal, v.54 n.5, p.479-490, May, 2008

Lars Bauer, Muhammad Shafique, Jörg Henkel, Run-time instruction set selection in a transmutable embedded processor, Proceedings of the 45th annual conference on Design automation, June 08-13, 2008, Anaheim, California

David Atienza , Praveen Raghavan , José L. Ayala , Giovanni De Micheli , Francky Catthoor , Diederik Verkest , Marisa López-Vallejo, Joint hardware-software leakage minimization approach for the register file of VLIW embedded architectures, integration, the VLSI Journal, v.41 n.1, p.38-48, January, 2008

Jason Cong. Wei Jiang, Pattern-based behavior synthesis for FPGA resource reduction, Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays, February 24-26, 2008, Monterey, California, USA

Ajay K. Verma, Philip Brisk, Paolo Lenne, Rethinking custom ISE identification: a new processor-agnostic method, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems. September 30-October 03, 2007, Salzburg, Austria

Hamid Noori, Farhad Mehdipour, Koji Inoue, Kazuaki Murakami, Enhancing energy efficiency of processor-based embedded systems through post-fabrication ISA extension. Proceeding of the thirteenth international symposium on Low power electronics and design, August 11-13, 2008, Bangalore, India

Hamid Noori, Farhad Mehdipour, Kazuaki Murakami, Koji Inoue, Morteza Saheb Zamani, An architecture framework for an adaptive extensible processor. The Journal of Supercomputing, v.45 n.3, p.313-340, September 2008

Christophe Wolinski, Krzysztof Kuchcinski, Automatic selection of application-specific reconfigurable processor extensions. Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany

Lars Bauer, Muhammad Shafique, Stephanie Kreutz, Jörg Henkel, Run-time system for an extensible embedded processor with dynamic instruction set, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany

Paolo Bonzini, Giovanni Ansaloni, Laura Pozzi, Compiling custom instructions onto expressiongrained reconfigurable architectures. Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA,

# USA

Partha Biswas, Girish Venkataramani, Comprehensive isomorphic subtree enumeration, Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, October 19-24, 2008, Atlanta, GA, USA

Gregory Gutin, Anders Yeo, Note: On the number of connected convex subgraphs of a connected acyclic digraph. Discrete Applied Mathematics, v.157 n.7, p.1660-1662, April, 2009

Tameesh Suri, Aneesh Aggarwai, Improving performance of simple cores by exploiting loop-level parallelism through value prediction and reconfiguration. Proceedings of the 6th ACM conference on Computing frontiers, May 18-20, 2009, Ischia, Italy

Kingshuk Karuri, Anupam Chattopadhyay, Xiaolin Chen, David Kammler, Ling Hao, Rainer Leupers, Heinrich Meyr, Gerd Ascheid, A design flow for architecture exploration and implementation of partially reconfigurable processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1281-1294, October 2008

Lars Bauer, Muhammad Shafique, Jörg Henkel, Efficient resource utilization for an extensible processor through dynamic instruction set adaptation, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1295-1308, October 2008

Paolo Bonzini , Laura Pozzi, Recurrence-aware instruction set selection for extensible embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1259-1267, October 2008

Kang Zhao , Jinian Bian , Sheqin Dong , Yang Song , Satoshi Goto, Fast Custom Instruction Identification Algorithm Based on Basic Convex Pattern Model for Supporting ASIP Automated Design, IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, v.E91-A n.6, p.1478-1487, June 2008

Fei Sun, Srivaths Ravi, Anand Raghunathan, Niraj K. Jha, A scalable synthesis methodology for application-specific processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.11, p.1175-1188, November 2006

### **↑ INDEX TERMS**

#### **Primary Classification:**

C. Computer Systems Organization

C.1 PROCESSOR ARCHITECTURES

C.1.3 Other Architecture Styles

#### **General Terms:**

Algorithms, Design, Performance

#### Keywords:

ASIPs, codesign, customisable processors, instruction-set extensions

#### ♠ Collaborative Colleagues:

Kubilay Atasu: <u>colleagues</u>

Laura Pozzi: <u>colleagues</u>

Paolo lenne: <u>colleagues</u>

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2009 ACM, Inc.

Terms of Usage Privacy Policy Code of Ethics Contact Us

Useful downloads: Adobe Acrobat QuickTime Windows Media Player Real Player

Home  Statistics Feedback	About	Bulletin	Submit	Documer	118	MetaCart MyCii	Sign in to eSeerX					
		Docum	nents	Authors	Tables !		,					
			automatic application specific instruciton set extensions									
				Incl	ude Citations	Advanced Search	ı   Help					

Search settings | Sign in



Automatic application specific instruction set extensions under Microar

Web \_ Show options...

Results 1 - 10 of about 242 for Automatic application specific instruction set extensions under

Automatic application-specific instruction-set extensions under ...

Automatic application-specific instruction-set extensions under microarchitectural constraints ... Special issue: Workshop on application specific processors (WASP) ... the application data-flow graph under fundamental microarchitectural constraints, ... v.7 n.4, p.605-627, October 2002 [doi>10.1145/605440.605446] ... portal.acm.org/citation.cfm?id=1008512 - Similar by K Atasu - 2003 - Cited by 238 - Related articles - All 34 versions

Automatic design of application specific instruction set ...
Special issue: Workshop on application specific processors (WASP) .... instruction-set extensions under microarchitectural constraints, ... M. Arnold, Instruction Set Extensions for Embedded Processors, Ph.D. thesis, ... Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design, p.641-648, ... portal.acm.org/citation.ofm?id=1008513 - Similar by N Clark - 2003 - Cited by 7 - Related articles - All 6 versions

Show more results from portal.acm.org

## Guest Editor's Introduction

tions, resulting in numerous, and frequently conflicting **constraints** being ... **WASP 2002** was held on November 19,. **2002**, in conjunction with IEEE Micro, ... (general-purpose) **micro-architecture**. It attracted approximately 60 atten- ... titled "**Automatic Application-Specific Instruction-Set Extensions under** ...

www.springerlink.com/index/N07406V243437541.pdf - <u>Similar</u> by A Orailoglu - 2003

# The Instruction-Set Extension Problem: A Survey

flow graphs with relaxed micro-architectural constraints. ... Atasu: Automatic application-specific instruction-set extensions under microarchi- ... In: WASP 2002. (2002). 30. Peymandoust: Automatic instruction set extension and ... www.springerlink.com/index/ql3l013755h7k1x5.pdf - Similar by C Gaiuzzi - 2008 - Cited by 2 - Related articles

Show more results from www.springerlink.com

Automatic Identification of Instruction Set Extensions for ...

Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints, In Proceedings of WASP-1 the 1st Workshop on Application ...

www.inf.usi.ch/faculty/pozzi/research/ISE.html - Cached - Similar

# ENEE759L: Application Specific Processors

"The Imagine Stream Processor", by Kapasi et al. in ICCD **2002** ... "Automatic Application-Specific Instruction-Set Extensions under ... "Modeling Operation and Microarchitecture Concurrency for Communication ... "A Programmable Vector Coprocessor Architecture for Wireless Applications", by Lin et al. in WASP 2004 ... www.ece.umd.edu/~ppetrov/ENEE759L\_FA05/papers.htmi - Cached - Similar

# Nathan Clark's Publications

International Symposium on Microarchitecture (MICRO-42), pp. ... Automatic Design of Application Specific Instruction Set Extensions through Dataflow Graph Exploration ... Workshop on Application Specific Processors (WASP), December 2002 ... adhere to the terms and constraints invoked by each author's copyright. ...

www.cc.gatech.edu/~ntclark/pubs.html - Cached - Similar

### CCCP: Publications

A Microarchitectural Analysis of Soft Error Propagation in a Production-level ....

Automatic Design of Application Specific Instruction Set Extensions Through ...

Predicate-Aware Scheduling: A Technique for Reducing Resource Constraints ... 1st

Workshop on Application Specific Processors (WASP) Nov. 2002, pp. ...

cccp.eecs.umich.edu/publications.php - Cached - Similar

by M Woh - 2008 - Cited by 1 - Related articles - All 7 versions

[PDF] THE DESIGN of embedded processors poses a great chal-

File Format: PDF/Adobe Acrobat - View as HTML

[1] K. Atasu, L. Pozzi, and P. lenne, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in Proc. ...

lap.epfl.ch/../BiswasMar07\_

 $Introduction Of Architecturally Visible Storage in \textbf{InstructionSetExtensi}... - \underline{Similar}$ 

## io-port.net

Automatic application-specific instruction-set extensions under microarchitectural constraints. (English). Int. J. Parallel Program. 31, No. ... www.zentraibiatt-math.org/ioport/en/?q...start=100 - Cached - Similar

1 2 3 4 5 6 7 8 9 10 Next

# Automatic application specific instruction set extensions unde

Search within results - Language Tools - Search Help - Dissatisfied? Help us im

Google Home - Advertising Programs - Business Solutions - Priva

Search settings | Sign in



Search

Advanced Search

Web Show options...

Rε

#### Laura Pozzi

**Laura Pozzi** my pic. Assistant Professor Faculty of Informatics. University of Lugano (USI) via Buffi 6 6904 Lugano Switzerland Tel: +41 58 666 4301 ... www.inf.usi.ch/faculty/pozzi/ - Cached - Similar

# USI - Informatics - People at USI: Laura Pozzi

**Laura Pozzi** has joined the Faculty of Informatics, Università della Svizzera italiana (USI) as Assistant Professor in 2005. ...

www.inf.usi.ch/personal-info?id=1122 - Cached - Similar

## DBLP: Laura Pozzi

Giovanni Ansaloni, Paolo Bonzini, **Laura Pozzi**: Heterogeneous coarse-grained processing elements: A template architecture for embedded processing ... www.informatik.uni-trier.de/~ley/db/../a.../**Pozzi:Laura**.html - Cached - Similar

### Scientific Commons: Laura Pozzi

**Laura Pozzi**. After the advent of pipelining, the new challenge of architectures since the eighties has been that of issuing and executing multiple ... en.scientificcommons.org/laura\_pozzi - Cached - Similar

# Laura Pozzi | Facebook - [ Translate this page ]

Friends: Riccardo Armellin, Laura Stellin, Andrea Marchesi, Paolo Ulian

**Laura Pozzi** is on Facebook. Join Facebook to connect with **Laura Pozzi** and others you may know. Facebook gives people the power to share and makes the world ... www.facebook.com/people/Laura-Pozzi/1457941718 - Cached - Similar

# Pozzi, Katie | Pozzi, Patrizia | People Directory | Facebook

Results from the People directory for **Pozzi**, Katie - **Pozzi**, Patrizia. Search Facebook for more People with names like **Pozzi**, Katie - **Pozzi**, Patrizia. ... **Pozzi**, **Laura** Maria · **Pozzi**, **Laura** · **Pozzi**, **Laura** · **Pozzi**, **Laura** · **Pozzi**, ...

www.facebook.com/directory/people/P29769515-29770695 - <u>Cached - Similar</u>

Show more results from www.facebook.com

# Pressbook.com - Laura Pozzi Laura pozzi

Address, **Laura Pozzi** via Mosč 16 20090 Opera Milan Italy Lombardia / Veneto Italy. Website. Email, Email. Phone Number, +39 339 4638293. Fax Number ... www.pressbook.com/LauraPozzi - Similar

## Laura Pozzi - Linkedin

View **Laura Pozzi's** professional profile on LinkedIn. LinkedIn is the world's largest business network, helping professionals like **Laura Pozzi** discover ... www.linkedin.com/pub/laura-pozzi/15/2b5/148 - <u>Cached - Similar</u>

# Alessandro Pozzi \\ Laura

Alessandro **Pozzi-**PhotoBlog: **Laura**, ... Leave a Comment. -- Back. Name Email URL Comment. Recent Comments. ++ Leave a comment. No Comments Yet. **Laura**. www.alessandropozzi.com/album/index.php?showimage... - Cached - Similar

## Laura Pozzi (laurapozzi) on Twitter

Twitter is without a doubt the best way to share and discover what is happening right now. twitter.com/laurapozzi - Cached - Similar

		_	_	_	_	<u>6</u> 7		_		Next
pozzi laura										
 Search within results - Language										
Google Home - Ad	/ertis	sing	P	og	ran	าร -	Bus	sine	ess Solu	tions - Priva

Search settings | Sign in



wasp Automatic Application specific instruction set extensions under N

Web \_ Show options...

Results 1 - 10 of about 304 for wasp Automatic Application specific instruction set exter

Automatic application-specific instruction-set extensions under ...
Automatic application-specific instruction-set extensions under microarchitectural constraints ... Special issue: Workshop on application specific processors (WASP) ... data-flow graph under fundamental microarchitectural constraints, ... portal.acm.org/citation.cfm?id=1008512 - Similar by K Atasu - 2003 - Cited by 238 - Related articles - All 34 versions

Automatic design of application specific instruction set ...
Kubilay Atasu , Laura Pozzi , Paolo lenne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of ...
portal.acm.org/citation.cfm?id=1008513 - Similar
by N Clark - 2003 - Cited by 7 - Related articles - All 6 versions

Show more results from portal.acm.org

IngentaConnect Automatic Application-Specific Instruction-Set ...

Automatic Application-Specific Instruction-Set Extensions Under Microarchitectural Constraints: Workshop on Application Specific Processors (WASP) ...

www.ingentaconnect.com/content/klu/ijpp/2003/../00476940 - Similar
by K Atasu - 2003 - Cited by 239 - Related articles - All 34 versions

Automatic Identification of Instruction Set Extensions for ...

Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints, In Proceedings of WASP-1 the 1st Workshop on Application ...

www.inf.usi.ch/faculty/pozzi/research/ISE.html - Cached - Similar

## Guest Editor's Introduction

tions, resulting in numerous, and frequently conflicting **constraints** being ... The Workshop on **Application Specific** Processors (**WASP**) was ... (general-purpose) **micro-architecture**. It attracted approximately 60 atten- ... titled "**Automatic Application-Specific Instruction-Set Extensions under**. **Microarchitectural** ... www.springerlink.com/index/N07406V243437541.pdf - Similar by A Orailoglu - 2003

The Instruction-Set Extension Problem: A Survey

flow graphs with relaxed micro-architectural constraints. ... Atasu: Automatic application-specific instruction-set extensions under microarchi- ... In: WASP 2002. (2002). 30. Peymandoust: Automatic instruction set extension and ... www.springerlink.com/index/ql3l013755h7k1x5.pdf - Similar by C Galuzzi - 2008 - Cited by 2 - Related articles

Show more results from www.springerlink.com

# ENEE759L: Application Specific Processors

"Automatic Application-Specific Instruction-Set Extensions under Microarchitectural Constraints", by Atasu et al. in DAC 2003 ... "Modeling Operation and Microarchitecture Concurrency for Communication ... "A Programmable Vector Coprocessor Architecture for Wireless Applications", by Lin et al. in WASP 2004 ...

www.ece.umd.edu/~ppetrov/ENEE759L\_FA05/papers.html - Cached - Similar

# Nathan Clark's Publications

International Symposium on Microarchitecture (MICRO-42), pp. ... Automatic Design of Application Specific Instruction Set Extensions through Dataflow Graph Exploration ... Workshop on Application Specific Processors (WASP), December 2002 ... adhere to the terms and constraints invoked by each author's copyright. ... www.cc.gatech.edu/~ntclark/pubs.html - Gached - Similar

[PDF] THE DESIGN of embedded processors poses a great chal-

File Format: PDF/Adobe Acrobat - View as HTML

[1] K. Atasu, L. Pozzi, and P. lenne, "Automatic application-specific instruction-set extensions under microarchitectural constraints," in Proc. ...

lap.epfl.ch/.../BiswasMar07

IntroductionOfArchitecturallyVisibleStorageInInstructionSetExtensi... - Similar

# projects

Generation of High-Quality Instruction Set Extensions (ISEGEN) ... Workshop on Application Specific Processors (WASP), September 2004. ... scheme that can run at various operating points in accordance with resource constraints. ... and dynamic nature of these architectural and micro-architectural techniques renders ... www.ios.uci.edu/~aces/projects.htm - Cached - Similar

		1 <u>2</u>	<u>3</u> <u>4</u>	<u>5</u>	<u>6</u> <u>7</u>	<u>8</u>	<u>9 10</u>	Next
wasp Automa								
Search within resul	<u>ts</u> - <u>Language To</u>	ols - S	Sear	ch F	Help	- Di	ssatist	ied? Help us im
 	gle Home - Adver	tising	Prog	 grar	<u>ns</u> - <u>l</u>	Bus	iness :	Solutions - Priva

Search settings | Sign in



Search

Advanced Search

Web Show options...

Re

# Redrock Micro: Create the Cinema Experience

Redrock Microsystems - Cinema Accessories for Digital Filmmakers, including the **micro35** and M2 Cinema Lens Adapters for DV and HD cameras.

www.redrockmicro.com/ - Cached - Similar

Products M2 Encore cinema lens adapter

For video DSLRs The Film Look
DSLR 2.0 Hybrid Support Rigs News and reviews

Sample Footage Shallow depth of field (DOF)

More results from redrockmicro.com »

Welcome to Redrockmicrosystems - Cinema Accessories for Digital ...
Our experience and research has lead us to believe the hallmark look of professional **35mm** 

film is in large part created through the use of **35mm** lenses. ... www.redrockmicro.com/micro**35**.html - Cached - Similar

## MICRO-35

**MICRO-35** was held in Istanbul, Turkey, from November 18 to 22, 2002. We had a great time in Istanbul. The conference reached 213 attendees. ... www.microarch.org/micro35/ - <u>Cached - Similar</u>

# MICRO-35 - Welcome to Microarch.org

Notification of acceptance will occur by August 12, 2002. For more information please consult the conference website: http://www.microarch.org/micro35 ... www.microarch.org/micro35/html/cfp35.htm - Cached - Similar

Show more results from www.microarch.org

## Video results for MICRO-35



redrock micro35 testshoot 58 sec - May 10, 2007 www.youtube.com



micro 35 test in store 45 sec - Feb 2, 2008 www.youtube.com

# [PDF] Microsoft PowerPoint - ORC-Micro35-tutorial

File Format: PDF/Adobe Acrobat - View as HTML

**Micro-35** Tutorial. Open Research Compiler (ORC) 2.0 and Tuning Performance on Itanium. Presenters: Roy Ju, Sun Chan, Tin-Fook Ngai. (MRL, Intel Labs) ... ipf-orc.sourceforge.net/ORC-Micro35-tutorial.pdf - <u>Similar</u>

#### Welcome to micro35.com

I'm also toying with the idea of a more expensive **micro35**, but I'm having problems designing a more expensive unit that will have the same quality footage ... www.micro35.com/welcome2.htm - Cached - Similar

# First Article Update

A step by step guide on how to build a production grade DIY **35mm** DOF adapter." Copyright © 2005 The Redrock Group LLC. All Rights Reserved. www.micro35.com/iomo.htm - Cached - Similar

Difference Mini35 and Micro35? - The Digital Video Information Network Hey, I'm following this forum a little bit, from time to time, and I'm wondering what's now the big difference between the Mini35 and the Micro35, www.dvinfo.net/.../42413-difference-mini35-micro35.html - Cached - Similar

FS: HVX-200 / RR Micro35 / Marshall Rig - DVXuser.com -- The ...
Redrock Micro35 M2 cinema lens adapter (HVX hard-mount and Canon lens mount) ...
Marshall V-R70P-HDA Monitor (mounts upside down for use with the Micro35) ...
www.dvxuser.com/V6/showthread.php?t=188582 - Cached - Similar

1	<u>2</u> <u>3</u>	4 5	5 6	7 8	9 10	Next
MICRO-35						
Search within results - Language Tools	s - <u>Se</u>	arch	ı Help	<u> 2 - C</u>	issatis	fied? Help us im
Google Home - Advertisin						